Class Project

1-Bit SRAM Cell in 45-nm CMOS Technology with Integrated Dynamic Power Supply

Dynamic Cell Vcc proves the improvement in both Read and Write margins and leakage saving

A 12-bit Two-Stage Pipelined SAR ADC design

This page presents a two stage fully differential pipelined SAR ADC design that I worked on during Spring 2021